This paper describes an embedded FFT processor where the higher radices butterflies maintain one complex multiplier in its critical path. Based on the concept of a radix-r fast Fourier factorization and based on the FFT parallel processing, we introduce a new concept of a radix-r Fast Fourier Transform in which the concept of the radix-r butterfly computation has been formulated as the combination of radix-2 /4 butterflies implemented in parallel. By doing so, the VLSI butterfly implementation for higher radices would be feasible since it maintains approximately the same complexity of the radix-2/4 butterfly which is obtained by block building of the radix-2/4 modules. The block building process is achieved by duplicating the block circuit diagram of the radix-2/4 module that is materialized by means of a feed-back network which will reuse the block circuit diagram of the radix-2/4 module.
Introduction
For the past decades, the main concern of the researchers was to develop a fast Fourier transform (FFT) algorithm in which the number of operations required is minimized. Since Cooley and Tukey presented their approach showing that the number of multiplications required to compute the discrete Fourier transform (DFT) of a sequence may be considerably reduced by using one of the fast Fourier transform (FFT) algorithms [1] , interest has arisen both in finding applications for this powerful transform and for considering various FFT software and hardware implementations.
The DFT computational complexity increases according to the square of the transform length and thus becomes expensive for large . Some algorithms used for efficient DFT computation, known as fast DFT computation algorithms, are based on the divide-and-conquer approach. The principle of this method is that a large problem is divided into smaller subproblems that are easier to solve. In the FFT case, dividing the work into subproblems means that the input data [ ] can be divided into subsets from which the DFT is computed, and then the DFT of the initial data is reconstructed from these intermediate results. Some of these methods are known as the Cooley-Tukey algorithm [1] , split-radix algorithm [2] , Winograd Fourier transform algorithm (WFTA) [3] , and others, such as the common factor algorithms [4] .
The problem with the computation of an FFT with an increasing is associated with the straightforward computational structure, the coefficient multiplier memories' accesses, and the number of multiplications that should be performed. The overall arithmetic operations deployed in the computation of an -point FFT decreases with increasing as a result; the butterfly complexity increases in terms of complex arithmetic computation, parallel inputs, connectivity, and number of phases in the butterfly's critical path delay. The higher radix butterfly involves a nontrivial VLSI implementation problem (i.e., increasing butterfly critical path delay), which explains why the majority of FFT VLSI implementations are based on radix 2 or 4, due to their low butterfly complexity. The advantage of using a higher radix is that the number of multiplications and the number of stages to execute an FFT decrease [4] [5] [6] .
The most recent attempts to reduce the complexity of the higher radices butterfly's critical path was achieved by the concept of a radix-fast Fourier transform (FFT) [8, 9] , in which the concept of the radix-butterfly computation 2 VLSI Design has been formulated as composed engines with identical structures and a systematic means of accessing the corresponding multiplier coefficients. This concept enables the design of butterfly processing element (BPE) with the lowest rate of complex multipliers and adders, which utilizes or − 1 complex multipliers in parallel to implement each of the butterfly computations. Another strategy was based on targeting hardware oriented radix 2 or 4 which is an alternative way of representing higher radices by means of less complicated and simple butterflies in which they used the symmetry and periodicity of the root unity to further lower down the coefficient multiplier memories' accesses [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] .
Based on the higher radices butterfly and the parallel FFT concepts [21, 22] , we will introduce the structure of higher multiplexed 2 or 4 butterflies that will reduce the resources in terms of complex multiplier and adder by maintaining the same throughput and the same speed in comparison to the other proposed butterflies structures in [13] [14] [15] [16] [17] [18] [19] [20] .
This paper is organized as follows. Section 2 describes the higher radices butterfly computation and Section 3 details the FFT parallel processing. Section 4 elaborates the proposed higher radices butterflies; meanwhile Section 5 draws the performance evaluation of the proposed method and Section 6 is devoted to the conclusion.
Higher Radices' Butterfly Computation
The basic operation of a radix-PE is the so-called butterfly computation in which inputs are combined to give the outputs via the following operation: (1) , . . . , ( −1) ] ,
where x in and X are, respectively, the butterfly's input and output vectors. B is the butterfly matrix (dim(B ) = × ) which can be expressed as
for decimation in frequency (DIF) process, and
for decimation in time (DIT) process. In both cases the twiddle factor matrix, W , is a diagonal matrix which is defined by W = diag (1, , 2 , . . . , ( −1) ) with = 0, 1, . . . , / − 1 and = 0, 1, . . . , log − 1 and T is the adder tree matrix within the butterfly structure expressed as [4] 
]
.
As seen from (2) and (3), the adder tree, T , is almost identical for the two algorithms, with the only difference being the order in which the twiddle factor and the adder tree multiplication are computed. A straightforward implementation of the adder tree is not effective for higher radices butterflies due to the added complex multipliers in the higher radices butterflies' critical path that will complicate its implementation in VLSI.
By defining the element of the th line and the th column in the matrix T as [T ] , ,
where = 0, 1, . . . , − 1, = 0, 1, . . . , − 1, and ⟦ ⟧ represents the operation modulo . By defining W ( ,V, ) the set of the twiddle factor matrix as
where the index is the FFT's radix, V = 0, 1, . . . , − 1 represents the number of words of size ( = / ), and = 0, 1, . . ., is the number of stages (or iterations = log − 1). Finally, the twiddle factor matrix in (2) and (3) can be expressed for the different stages of an FFT process as [7, 8] 
for the DIF process and (3) would be expressed as
for the DIT process, where = 0, 1, . . . , − 1 is the th butterfly's output, = 0, 1, . . . , − 1 is the th butterfly's input, and ⌊ ⌋ represents the integer part operator of .
As a result, the th transform output during each stage can be illustrated as
for the modified DIF process, and
for the modified DIT process. The conceptual key to the modified radix-FFT butterfly is the formulation of the radix-as composed engines with identical structures and a systematic means of accessing the corresponding multiplier coefficients [8, 9] . This enables the design of an engine with the lowest rate of complex multipliers and adders, which utilizes or − 1 complex multipliers in parallel to implement each of the butterfly computations. There is a simple mapping from the three indices , V, and (FFT stage, butterfly, and element) to the addresses of the multiplier coefficients needed by using the proposed FFT address generator in [24] . For a single processor environment, this type of butterfly with parallel multipliers would result in decreasing the time delay for the complete FFT by a factor of ( ). A second aspect of the modified radix-FFT butterfly is that they are also useful in parallel multiprocessing environments. In essence, the precedence relations between the engines in the radix-FFT are such that the execution of engines in parallel is feasible during each FFT stage. If each engine is executed on the modified processing element (PE), it means that each of the parallel processors would always be executing the same instruction simultaneously, which is very desirable for SIMD implementation on some of the latest DSP cards.
Based on this concept, Kim and Sunwoo proposed a proper multiplexing scheme that reduces the usage of complex multiplier for the radix-8 butterfly from 11 to 5 [25] .
Parallel FFT Processing
For the past decades, there were several attempts to parallelize the FFT algorithm which was mostly based on parallelizing each stage (iteration) of the FFT process [26] [27] [28] . The most successful FFT parallelization was accomplished by parallelizing the loops during each stage or iteration in the FFT process [29, 30] or by focusing on memory hierarchy utilization that is achieved by the combination of production and consumption of butterflies' results, data reuse, and FFT parallelism [31] .
The definition of the DFT is represented by
where ( ) is the input sequence, ( ) is the output sequence, is the transform length, and is the th root of unity: = − 2 / . Both ( ) and ( ) are complex valued sequences.
Let ( ) be the input sequence of size and let denote the degree of parallelism which is multiple of ; therefore, we can rewrite (11) by considering 1 = 0, 1, . . . , − 1, = 0, 1, . . . , −1, = 0, 1, . . . , −1, = / , and = 1 + as [9] ( 1 + / )
If ( ) is the th order Fourier transform ∑ −1 =0 ( ) , then, (0) ( 1 ) , (1) ( 1 ) , . . ., and ( −1) ( 1 ) will be the th/ order Fourier transforms given, respectively, by the following expressions:
The Proposed Higher Radices Butterflies
Most of the FFTs' computation transforms are done within the butterfly loops. Any algorithm that reduces the number of additions and multiplications in these loops will reduce the overall computation speed. The reduction in computation is achieved by targeting trivial multiplications which have a limited speedup or by parallelizing the FFTs that have a significant speedup on the execution time of the FFT. In this section we will be limited in the elaboration of the proposed butterfly's radix-2 /4 (the radix-2/4 families) for the DIT FFT process. By rewriting (3) as
and by applying the concept of the parallel FFT (introduced in Section 3) on the kernel B , therefore, (13) will be expressed as
It is to be noted that the notation in all figures of this paper represents the set of twiddle factor associated with the butterfly input defined by [ 0 , . . . , ( −2) ] = diag( , 2 , . . . , ( −1) ).
For the radix-4 butterfly ( = 2 and = 2), we can express (13) as
and the conventional radix-2 2 (MDC-R2 2 ) BPE in terms of radix-2 butterfly is illustrated in Figure 1 .
The use of resources could also be reduced by a feedback network and a multiplexing network where the feedback network is for feeding the th output of the th radix-2 adder network to the th input of the th butterfly and the multiplexers selectively pass the input data or the feedback, alternately, to the corresponding radix-2 adder network as illustrated in Figure 2 (a) [23] . The circuit block diagram of the radix-2 adder network is illustrated in Figure 2 (b) that consists of two complex adders only.
With the rising edge of the clock cycle the inputs data are fed to the butterfly's input of the system presented in Figure 1 . In order to complete the butterfly's operations within one clock cycle, the following conditions should be satisfied:
In 0-3 Figure 3 : Timing block diagram of Figure 1 . where CM / CA is the time required to perform one complex multiplication/addition and the timing block diagram of Figure 1 is sketched in Figure 3 .
With the rising edge of the clock cycle the inputs data are fed to the butterfly's input of the system presented in Figure 2 (a) and with the falling edge of the clock cycle the feedback data are fed to the butterfly's input. In order to complete the butterfly's operations within one clock cycle, the following conditions should be satisfied:
and the timing block diagram of Figure 2 (a) is illustrated in Figure 4 . Further block building of these modules could be achieved by duplicating the block circuit diagram of Figure 2 (a) and combining them in order to obtain the radix-8 MDC-R2 3 BPE; therefore, for this case ( = 4 and = 2), (4) could be expressed as
and the signal flow graph (SFG) of the DIT conventional MDC-R2 3 BPE butterfly is illustrated in Figure 5 . The resources in the conventional MDC-R2 3 BPE could also be VLSI reduced by means of the partial multiplexed radix 2 2 and a feedback network yielding to the proposed MuxMDC-R2 3 BPE structure in Figure 6 .
The clock timing of Figure 5 is computed as
where pm is the time required to execute one complex multiplication on a constant multiplier and the clock timing of the proposed MuxMDC-R2 3 is estimated as The overall timing block diagram of the proposed MuxMDC-R2 3 is sketched in Figure 7 . In Figure 6 , the inputs are multiplied by the twiddle factors when 2 = 1 and by the constant factors − , , 1 or 1 for 2 = 0.
Further block building of these modules could be achieved by combining two radix-8 butterflies with eight radix-2 butterflies in order to obtain the conventional MDC-R2 4 BPE; therefore, for this case ( = 8 and = 2), (4) could be expressed as
and the signal flow graph (SFG) of the proposed DIT radix-2 4 MuxMDC-R2 4 based on the partial MuxMDC-R2 3 (Figure 8 ) is illustrated in Figure 9 . 
and the clock timing of the proposed MuxMDC-R2 4 is estimated as In 12
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Out 0 Figure 15 : Comparison between the different butterflies' structures in terms of complex adder needed to compute the 4 parallel BPE pipelined FFTs of size .
The overall timing block diagram of the proposed MuxMDC-R2 4 is sketched in Figure 10 . With the same reasoning as above, we will be limited in the elaboration of the proposed butterfly's radix-4 family to the DIT FFT process. [13] , [14] 12 2 (log 4 − 1) + 20 ( log 4 − 1) + 32 log 4 and the proposed MDC-R4 2 in terms of radix-4 network is illustrated in Figure 11 where the feedback network is for feeding the th output of the th radix-4 network to the th input of the th butterfly and the switches selectively pass the input data or the feedback, alternately, to the corresponding radix-4 butterfly. The circuit block diagram of the radix-4 network is illustrated in Figure 12 .
Performance Evaluation
FFTs are the most powerful algorithms that are used in communication systems such as OFDM. Their implementation is very attractive in fixed point due to the reduction in cost compared to the floating point implementation. One of the most powerful FFT implementations is the pipelined FFT Figure 19 : Comparison between the different butterflies' structures in terms of complex multiplier needed to compute the 16 parallel BPE pipelined FFTs of size . which is highly implemented in the communication systems; see Figure 13 .
Since the objective of this paper is mainly concentrated on the higher radices butterflies structures, in our performance study we will be limited to the impact of the butterfly structure. Once the pipeline is filled, the butterflies will produce output each clock cycle (throughput in samples per cycle (Spc)). Therefore, Table 1 the different butterflies' structures in terms of resources needed to compute an FFT of size .
As shown in Figure 14 , we could clearly see that the proposed MuxMDC-R2 2 for the four parallel pipelined FFTs of size will have the same amount of complex multiplier compared to the radix 2 4 cited in [30] . Furthermore, our proposed MuxMDC-R2 2 achieves a reduction in the usage of complex multiplier by a factor that ranges between 1.1 and 1.4 compared to the other cited butterflies.
For the 4 parallel pipelined FFTs of size , the reduction in the usage of complex adder for our proposed method MuxMDC-R2 2 ranges between 1.9 and 3.9 compared to the cited butterflies as shown in Figure 15 .
For the 8 parallel pipelined FFTs of size , the reduction factor in the usage of complex multiplier for our proposed MuxMDC-R2 3 could range from 1.3 to 2.1 compared to the cited butterflies as illustrated in Figure 16 .
For the same structure, the reduction factor in the usage of complex adder for our proposed method MuxMDC-R2 3 could range from 3.0 to 5.4 compared to the cited butterflies ( Figure 17 ).
It seems that the proposed MuxMDC-R2 4 uses less complex adders than the proposed MuxMDC-R4 2 as shown in Figure 18 where the proposed MuxMDC-R2 4 achieves a reduction in the usage of complex adder by a factor of 2 but the proposed MuxMDC-R4 2 achieves a reduction in the usage of complex multiplier by a factor of 1.1 as shown in Figure 19 .
Since one complex multiplication is counted as 3 real multiplications and 5 real additions as shown in Figure 20 , Table 2 will illustrate the required resources in terms of full adder (FA) that will be computed as (a) 2 for two -digit real multiplier and (b) for two -digit real adder.
For the four parallel pipelined FFTs of size , it seems that the R-2 2 butterfly cited in [30] will have approximately the same amount of FA as the proposed MuxMDC-R2 2 according to Figure 21 . Our proposed MuxMDC-R2 2 will achieve a reduction in the usage of FA by a factor that ranges between 1.17 and 1.34 ( Figure 21) .
With regard to the eight parallel pipelined FFTs of size , it seems that the proposed MuxMDC-R2 3 will achieve a reduction in the usage of FA by a factor that ranges between 1.4 and 1.9 in comparison to the other cited butterflies as shown in Figure 22 .
Since the implementation of higher radices by means of the radix-2 /4 butterfly is feasible, the optimal pipelined FFT is achieved by the two stage FFT as shown in Figure 23 where the use of complex memories between the different stages is completely eliminated and the delay required to fill up the pipeline is totally absent.
Conclusion
It has been shown that the higher radix FFT algorithms are advantageous for the hardware implementation, due to the reduced quantity of complex multiplications and memory access rate requirements. This paper has presented an efficient way of implementing the higher radices butterflies by means of the radix-2 /4 kernel where serial parallel models have been represented. The proposed optimized different structures with a scheduling scheme of complex multiplications are suitable for embedded FFT processors. Furthermore, it has been proven that the higher radices butterflies could be obtained by reusing the block circuit diagram of the radix-2 /4 butterfly. Based on this concept, the hardware resources needed could be reduced which is highly desirable for low power consumption FFT processors. The proposed method is suitable for large pipelined FFTs implementation where the performance gain will increase with an increasing FFTs' radix size. This structure is also appropriate for SIMD implementation on some of the latest DSP cards.
